Follow
Alessandro Nadalini
Alessandro Nadalini
ETIT PhD Student, University of Bologna
Verified email at unibo.it
Title
Cited by
Cited by
Year
DARKSIDE: A Heterogeneous RISC-V Compute Cluster for Extreme-Edge On-Chip DNN Inference and Training
A Garofalo, Y Tortorella, M Perotti, L Valente, A Nadalini, L Benini, ...
IEEE Open Journal of the Solid-State Circuits Society 2, 231-243, 2022
122022
A 3 TOPS/W RISC-V Parallel Cluster for Inference of Fine-Grain Mixed-Precision Quantized Neural Networks
A Nadalini, G Rutishauser, A Burrello, N Bruschi, A Garofalo, L Benini, ...
2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 1-6, 2023
32023
Shaheen: An Open, Secure, and Scalable RV64 SoC for Autonomous Nano-UAVs
L Valente, A Veeran, M Sinigaglia, Y Tortorella, A Nadalini, N Wistoff, ...
32023
Darkside: 2.6 GFLOPS, 8.7 mW Heterogeneous RISC-V Cluster for Extreme-Edge On-Chip DNN Inference and Training
A Garofalo, M Perotti, L Valente, Y Tortorella, A Nadalini, L Benini, ...
ESSCIRC 2022-IEEE 48th European Solid State Circuits Conference (ESSCIRC …, 2022
32022
A Heterogeneous RISC-V Based SoC for Secure Nano-UAV Navigation
L Valente, A Nadalini, AHC Veeran, M Sinigaglia, B Sá, N Wistoff, ...
IEEE Transactions on Circuits and Systems I: Regular Papers, 2024
12024
The system can't perform the operation now. Try again later.
Articles 1–5