Follow
Felipe Erazo
Felipe Erazo
Developer Enginner, Instituto de pesquisas Eldorado
Verified email at eldorado.org.br
Title
Cited by
Cited by
Year
Design and FPGA prototyping of a DVB-S2 receiver: Towards a VLSI implementation in CMOS
ER de Lima, AFR Queiroz, GS da Silva, FAM Erazo, JE Bertuzzo
3rd Workshop on Circuits and Systems Design (WCAS 2013), 2013
62013
The system can't perform the operation now. Try again later.